• State Not Answered
  • Locked Locked
  • Replies 10 replies
  • Subscribers 349 subscribers
  • Views 11722 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

hard fault with Cortex M1

sumit sumit
Note: This was originally posted on 24th December 2008 at http://forums.arm.com

Hi all,

I am developing firmware on Cortex M1 on Actel fusion FPGA.I have built the design that has sram at 0x0 location ,size is 1mb and I use it as my program memory.I have Ethernet interface and I want to debug the driver for the ipcore.

I am facing the problem due to hard fault.When I start the transmission on the Ethernet,after transmission first frame the cortex goes to hard fault.

Would anyone tell me  what may be the reason for hard fault? How to overcome?

I am completely new to arm environment.

regards,
Sumit
Parents
  • 0
    Note: This was originally posted on 9th January 2009 at http://forums.arm.com

    Hi Joseph,

    thanks a lot.You indicated the right thing.There are pointers and arrays in my c-code and possibly it creates some unaligned transfer.Soon I will check it.I am also going to design system again.I am not getting the interrupt from the core even if the interrupts are enabled.

    regards,
    Sumit
Reply
  • 0
    Note: This was originally posted on 9th January 2009 at http://forums.arm.com

    Hi Joseph,

    thanks a lot.You indicated the right thing.There are pointers and arrays in my c-code and possibly it creates some unaligned transfer.Soon I will check it.I am also going to design system again.I am not getting the interrupt from the core even if the interrupts are enabled.

    regards,
    Sumit
Children
No data