• State Not Answered
  • Locked Locked
  • Replies 90 replies
  • Subscribers 348 subscribers
  • Views 85186 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cortex A8 Instruction Cycle Timing

barney vardanyan
Note: This was originally posted on 17th March 2011 at http://forums.arm.com

Hi) sorry for bad English

I need to count latency for two instruction, and all I have is the arm cortex A 8 documantation(charter 16) !
but I have no idea how can do this work using that documantation(
Parents
  • 0
    Note: This was originally posted on 10th May 2011 at http://forums.arm.com


    Thank you very much. Your database will help me save a lot of time. If I find any mistake, I will inform you immediately.
    I hope your next version will be online soon.


    Thank's !!!

    Be carreful, There is no LDM and STM instruction rules.
    Those instruction were too numerous to be manually describe. Rules for these instructions are build on loading table.
    They are notified in the table by nbcycle = -1
Reply
  • 0
    Note: This was originally posted on 10th May 2011 at http://forums.arm.com


    Thank you very much. Your database will help me save a lot of time. If I find any mistake, I will inform you immediately.
    I hope your next version will be online soon.


    Thank's !!!

    Be carreful, There is no LDM and STM instruction rules.
    Those instruction were too numerous to be manually describe. Rules for these instructions are build on loading table.
    They are notified in the table by nbcycle = -1
Children
No data