Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Arm Community
Arm Community
  • Jump...
  • Cancel
  • New
More developer forums
No results could be found.
Related tags
  • AMBA
  • Armv8-A
  • Cortex-A
  • Cortex-M
  • Cortex-M4
  • GCC
  • Keil
  • Keil C166 Tools
  • Keil C251 Tools
  • Keil C51 Tools
  • Keil MDK
  • Linux
  • Mali-GPU
  • Microcontroller (MCU)
  • OpenGL ES

Forums

  • Servers and Cloud Computing forum

    The latest forum discussions about the Arm Servers and Cloud Computing ecosystem for cloud native edit to cloud application development and deployment.
    101 questions
    romain beurdouche
    RE: ArmRAL: Wrong usage of k0 in LDPC rate matching 8 months ago
  • SoC Design and Simulation forum

    The latest forum discussions for community-based support for System-on-Chip (SoC) and Arm simulation models.
    713 questions
    Gal Kaptsenel
    RE: Fast Models For Academic research 1 day ago
  • SystemReady Forum

    The SystemReady forum covers all aspects of the Arm SystemReady compliance program, including associated specifications (BSA, SBSA, BBR), Architecture Compliance Suite (ACS) testing, and implementation considerations for pre-silicon and SystemReady bands.
    15 questions
    vstehle
    RE: How to run ARM ACS 6 months ago Arm Employee Badge
  • TOSA forum

    Tensor Operator Set Architecture (TOSA) provides a set of whole-tensor operations commonly employed by Deep Neural Networks.
    1 question
    Oliver Beirne
    RE: Forum FAQs 2 months ago Arm Employee Badge
  • 恩智浦汽车电子MCU讨论区博

    4 questions
    Song Bin 宋斌
    RE: [TRK-KEA64使用经验分享] 开箱体验 亮瞎我的双眼 over 10 years ago Arm Employee Badge
<
All questions in this Community
  • Answered

    aarch64 Exception Level Sw itch from EL1 to EL0 0

    • EL1
    • EL3
    • AArch64
    • Raspberry Pi 3
    • EL0
    • QEMU
    • Cortex-A
    16946 views
    7 replies
    Latest over 6 years ago
    by michaelyuanfeng
  • Suggested Answer

    How to handle clean operation in Data Cache 0

    • Cache coherency
    19157 views
    1 reply
    Latest over 6 years ago
    by Christopher Tory Arm Employee Badge
  • Suggested Answer

    How to handle Cache flush in ACE? 0

    • AMBA
    • ACE
    • Cache
    • Interface
    16989 views
    1 reply
    Latest over 6 years ago
    by Christopher Tory Arm Employee Badge
  • Not Answered

    when I count the cycle of instructions in A53, I just want the cycle not including operation of memory and cache, which performance counts i should remove? thanks a lot! 0

    • Cortex-A53
    • Cache
    • Cortex-A
    • Memory
    9925 views
    0 replies
    Started over 6 years ago
    by sam0220
  • Not Answered

    Development Boards for ML Processor 0

    • machine learning
    • Neural Network
    • Internet of Things (IoT)
    6722 views
    2 replies
    Latest over 6 years ago
    by Jason Andrews Arm Employee Badge
  • Not Answered

    ldr and fmla instruction time consumption issue. 0

    19769 views
    8 replies
    Latest over 6 years ago
    by arthur_libin
  • Answered

    MMU and Cache configuration 0

    • Cortex-A5
    • Cache
    • Memory Management Unit (MMU)
    • Cortex-A
    24112 views
    12 replies
    Latest over 6 years ago
    by Vanhealsing
  • Answered

    Significance of [MS] and [LS] in big-endian data bus in AHB5 Specification +1

    • AMBA
    • AHB5
    • AMBA 5
    • AHB
    13977 views
    1 reply
    Latest over 6 years ago
    by Colin Campbell Arm Employee Badge
  • Not Answered

    Cannot find definition of extern function, reference only 0

    • Microcontroller (MCU)
    2827 views
    3 replies
    Latest over 6 years ago
    by Andrew Neil
  • Not Answered

    aarch64 MMU: inconsistency in ARMv8 ARM? 0

    • logic
    • Armv8-A
    • Memory Management Unit (MMU)
    • Memory Management
    14771 views
    1 reply
    Latest over 6 years ago
    by Zhifei Yang
  • Not Answered

    Aarch64 - Armv8-a bitwise cyclic shift operation 0

    14502 views
    1 reply
    Latest over 6 years ago
    by Zhifei Yang
  • Not Answered

    aarch64 Cross compilation error (GLIBCXX_3.4) 0

    • Toolchain
    • Cross compiling
    • Keil
    • Compiling
    • GCC
    • String
    • Compilation error
    • GNU
    • Windows
    • C
    • Linux
    17735 views
    1 reply
    Latest over 6 years ago
    by Zhifei Yang
  • Answered

    how to send data from open cv to arm 7 +1

    • Arm7
    • Computer Vision (CV)
    4272 views
    1 reply
    Latest over 6 years ago
    by Zhifei Yang
  • Not Answered

    Dual emission problem related to neon instruction set on A53 0

    19650 views
    8 replies
    Latest over 6 years ago
    by 姑苏风河
  • Not Answered

    Unable to update firmware on Musca A board 0

    • Musca-A
    13893 views
    1 reply
    Latest over 6 years ago
    by Zhifei Yang
<>