Using sram instead of a flash memory in ASIC implementation

I am working on a SoC project, and everything seemed fine until I ran into the problem of flash memories, we are using 0.35u process from TSMC, we have the memory compiler and the IO pads, but the memory compiler only generates SRAM memories, so I was wondering if I could use an SRAM instead of the flash memory and just use the debugger to program it in order to get things work, since there is no problem for us to upload the code with every power on of the device that is because flash memories require different modules on the chip like "DC-TO-DC" converters and power management control features that will add complexities to the design.

More questions in this forum