This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

AXI4:- Unaligned transfer

While doing an unaligned transfer of 32-bit data on 64-bit data, using 0x001 address, lower address lines used to indicate an unaligned data transfer but what if this lower address line data also needs to be transferred? let say transfer size is 4.