PL031 verilog generation

System

SoC Design forum PL031 verilog generation

State Not Answered
Replies 2 replies
Subscribers 71 subscribers
Views 1794 views
Users 0 members are here

Offline nicolan nicolan over 6 years ago

Note: This was originally posted on 19th February 2009 at http://forums.arm.com

Pls, I need an answer to a blocking issue

I tried to generate a verilog code for PL031 connection matrix 2x3.
Unfortunely generated HSEL signal for each slave doesn't work properly.
In "AxiToAhbWrapper" output verilog file, in fact, following assign appears:

assign HSEL =1'b1;

and because this block is "copied" for all the master interface inside, then all "HSELx" signals are put high.

What's appens?!

regards
Nicola

Parents

0 Offline nicolan nicolan over 6 years ago

Note: This was originally posted on 20th February 2009 at http://forums.arm.com

Thanks JD,

HTRANS utilization, I think, is the best way to proceed.

rgds,

Nicola
Cancel
Up 0 Down

Reply

Accept answer

Cancel

Reply

0 Offline nicolan nicolan over 6 years ago

Note: This was originally posted on 20th February 2009 at http://forums.arm.com

Thanks JD,

HTRANS utilization, I think, is the best way to proceed.

rgds,

Nicola
Cancel
Up 0 Down

Reply

Accept answer

Cancel

Children

No data

AXI4 transaction attributes 0

AMBA 5 CHI Link Layer (L-Credit Return) 0

Is AXI4 Ordered write observation used to support PCIE Producer/Consumer ordering model? 0

BUSY transfer just before the last transfer in a burst by a AHB Master. 0

AMBA AXI reset 0