Architectures and Processors forum Interrupt latency while STR/LDR in cortex-M3

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Interrupt latency while STR/LDR in cortex-M3

Yaniv over 5 years ago

Hi,

What is the expected behaviour on M3 when issuing STR/LDR to some remote memory (AHB) and interrupt arrive? is the interrupt being delayed although this is normal memory and this command can re-run?

Thanks,

Yaniv