Interrupt latency while STR/LDR in cortex-M3

Cortex-M / M-Profile forum Interrupt latency while STR/LDR in cortex-M3

State Not Answered
Replies 1 reply
Subscribers 6 subscribers
Views 398 views
Users 0 members are here

Offline Yaniv 14 days ago

Hi,

What is the expected behaviour on M3 when issuing STR/LDR to some remote memory (AHB) and interrupt arrive? is the interrupt being delayed although this is normal memory and this command can re-run?

Thanks,

Yaniv

Parents

0 Offline 42Bastian Schick 13 days ago

AFAIK, normal loads and stores are not interruptible. Only load/store multiple.
Cancel
Up 0 Down

Reply

Accept answer

Cancel

Reply

0 Offline 42Bastian Schick 13 days ago

AFAIK, normal loads and stores are not interruptible. Only load/store multiple.
Cancel
Up 0 Down

Reply

Accept answer

Cancel

Children

No data

CMSIS5: Matrix assignment doesn't work in my code. How to debug? 0

ARM way how to handle and generate own run time error, like try raise catch 0

Is it possible to implement global platform API on trusted firmware-m 0

Converting C into M0+ 0

M7 compilation with xcelium 0