Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Arm Community blogs
Arm Community blogs
Architectures and Processors blog The Birth & Evolution of Cortex-A9, and What’s Coming Next…
  • Blogs
  • Mentions
  • Sub-Groups
  • Tags
  • Jump...
  • Cancel
More blogs in Arm Community blogs
  • AI blog

  • Announcements

  • Architectures and Processors blog

  • Automotive blog

  • Embedded and Microcontrollers blog

  • Internet of Things (IoT) blog

  • Laptops and Desktops blog

  • Mobile, Graphics, and Gaming blog

  • Operating Systems blog

  • Servers and Cloud Computing blog

  • SoC Design and Simulation blog

  • Tools, Software and IDEs blog

Tell us what you think
Tags
  • Processor
  • Cortex-A12
  • Cortex-A9
  • Cortex-A
  • cortex
Actions
  • RSS
  • More
  • Cancel
Related blog posts
Related forum threads

The Birth & Evolution of Cortex-A9, and What’s Coming Next…

Stefan Rosinger
Stefan Rosinger
October 26, 2013
3 minute read time.

Just over 6 years ago, in October 2007, ARM introduced a product that had the potential to change the world. Not just in one market (like mobile), but nearly all known semiconductor markets – Looking back, we can now safely say this product did change the world for the better – the name of the product was ‘Cortex-A9’…

Press release from 3rd October 2007 introducing Cortex-A9:

image001.png

Technically speaking, ARM did announce 2 products at the same time: the Cortex-A9, a new single core processor, and the Cortex-A9 MPCore, a multi-core processor scalable up to 4 cores. The CPU itself featured a brand new partially out-of-order pipeline delivering 25% IPC improvement over Cortex-A8 in the same amount of power. The multi-core version additionally featured an integrated hardware cache coherency manager delivering up to 8000 aggregate DMIPS. Remember, this was at a time when processors like ARM11 with ~400MHz peak frequency (500 DMIPS) shipped in volume, so performance wise Cortex-A9 was superior to everything ARM had ever designed before.

It was clear fairly quickly that multi-core designs would rule the world, as most partners chose initially to implement (frequency balanced) dual core solutions based on Cortex-A9 MPCore technology instead of (high frequency) single processor solutions. This stopped a frequency race like we had in the PC world, and with scalability now a reality, designers started scaling across to quad core topologies. It did not take long until Cortex-A9 MPCore quad core became the highest performance solution available and is used in many (flagship) devices.

Initial Release & Revisions

The initial release in 2008 transformed rapidly into volume shipments and Cortex-A9 MPCore based silicon is available since 2010 across close to all market segments – Mobile (smartphones & tablets), embedded solutions, networking, automotive applications, any kind of consumer markets and even entry level servers, just to name a few.

Consumers have ever-increasing demands for performance at the same power or lower, so ARM and partners are innovating rapidly in response to those.  ARM is not standing still either, and the Cortex-A9 is a good example of our pace of continued innovation. Since the initial introduction of Cortex-A9 we have improved its performance by more than 40% (measured cycle-by-cycle). When rolling in the process node generations you can see that Cortex-A9 r4 is delivering a level of performance more than triple that of initial 40nm based designs with Cortex-A9 r1:

Cortex-A9 revision improvements r1 to r4.png

Even today we have partners taking full advantage of the latest improvements of the Cortex-A9 and are planning future projects scaling down to 20nm node and beyond.

Cortex-A9 translated into an immense success story for ARM and our partners – ARM expects to have shipped 1B partner units based on Cortex-A9 by end 2013.

What’s coming next…

There is only so much you can squeeze out of an existing processor design – improving on all edges until the product is close to the most that can be achieved with it’s base micro-architecture. With Cortex-A9 we have stretched those optimization over 4 revisions, and we saw a great opportunity to grab a clean sheet and start designing the next-generation processor which is going to take on where Cortex-A9 left off – so let me now introduce you to Cortex-A12.

Cortex-A12 is in a lot of ways very similar to Cortex-A9 – it is going to redefine new performance levels at the same level of efficiency that has made Cortex-A9 so successful, but this time focusing more specifically on the fast growing mid-range tier mobile and consumer market. The Cortex-A12 processor’s sophisticated ground-up pipeline brings a lot of features previously reserved to the high-end only now into the mid-range: Full out-of-order processing with a 11+ stage pipeline increases IPC performance by 40%+ over Cortex-A9 r4; tightly integrated VFP/NEON boosts performance by 50%; state-of-the-art prefetching algorithms and branch prediction technology help with complex workload demands of future devices. All of these improvements are coupled with power optimizations that enable the processor to match the power efficiency designers became accustomed to with Cortex-A9. Have a look here in case you are interested about finding out more details about Cortex-A12.

While we have Cortex-A12 on the way, with expected engineering samples from partners by 1Q 2014, we surely will see more Cortex-A9 based silicon coming, and who knows, maybe Cortex-A9 will reinvent itself all over again.

Anonymous
  • Sherry
    Sherry over 11 years ago

    great sharing~! nice~ Thanks

    • Cancel
    • Up 0 Down
    • Reply
    • More
    • Cancel
  • Ghodhbane
    Ghodhbane over 11 years ago

    thank you for this nice article

    • Cancel
    • Up 0 Down
    • Reply
    • More
    • Cancel
  • Rhonda Dirvin
    Rhonda Dirvin over 11 years ago

    Stefan, Thanks for the insight!

    • Cancel
    • Up 0 Down
    • Reply
    • More
    • Cancel
Architectures and Processors blog
  • When a barrier does not block: The pitfalls of partial order

    Wathsala Vithanage
    Wathsala Vithanage
    Acquire fences aren’t always enough. See how LDAPR exposed unsafe interleavings and what we did to patch the problem.
    • September 15, 2025
  • Introducing GICv5: Scalable and secure interrupt management for Arm

    Christoffer Dall
    Christoffer Dall
    Introducing Arm GICv5: a scalable, hypervisor-free interrupt controller for modern multi-core systems with improved virtualization and real-time support.
    • April 28, 2025
  • Getting started with AARCHMRS Features.json using Python

    Joh
    Joh
    A high-level introduction to the Arm Architecture Machine Readable Specification (AARCHMRS) Features.json with some examples to interpret and start to work with the available data using Python.
    • April 8, 2025