Please note: We are aware of an issue affecting replies on the Arm Community forums, which may not be loading as expected.

We apologize for any inconvenience and appreciate your patience while we investigate and work to resolve the issue.

Thank you for your understanding.

  • State Accepted Answer
  • Locked Locked
  • Replies 1 reply
  • Subscribers 137 subscribers
  • Views 1990 views
  • Users 0 members are here
Options
Related
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How does Mali GPU implement the RO/WO registers?

Feifan Qian
Arm Mali GPU expose their registers to CPU side using MMIO. And there are so many types of registers (written in device drivers' source code) which are used for different usages. How does Mali GPU check the register access permissions?

I tested on Hikey960 Development Board using busybox devmem, there are some MMIO registers (GPU_ID, GPU_FEATURE, etc.) which are not writable from CPU side. I wonder how does hardware implement read-only/write-only permissions on this registers?