We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
From the guide, this value is related to register pressure. However, I find that some shader with high "work register" have "stack spilling = false", but some shader with low "work register" have "stack spilling = true". It does not make sense for me.
Adding to Pete's answer, our OpenCL compiler does give kernel authors the option to choose the precise register allocation using the -fregister-allocation compiler option. See https://www.khronos.org/registry/OpenCL/extensions/arm/cl_arm_scheduling_controls.html for the full specification.
Regards,
Kevin