Please note: We are aware of an issue affecting replies on the Arm Community forums, which may not be loading as expected.
We apologize for any inconvenience and appreciate your patience while we investigate and work to resolve the issue.
Thank you for your understanding.
From the guide, this value is related to register pressure. However, I find that some shader with high "work register" have "stack spilling = false", but some shader with low "work register" have "stack spilling = true". It does not make sense for me.
Adding to Pete's answer, our OpenCL compiler does give kernel authors the option to choose the precise register allocation using the -fregister-allocation compiler option. See https://www.khronos.org/registry/OpenCL/extensions/arm/cl_arm_scheduling_controls.html for the full specification.
Regards,
Kevin