• State Accepted Answer
  • Locked Locked
  • Replies 2 replies
  • Subscribers 24 subscribers
  • Views 2543 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How does AHB-AP access cpu core registers

jjtoms

Im learning the debug progress to access memory system in a mcu 

now i know how to read/write a register with a specific address

：write TAR and DRW in the AHB-AP

but how does AHB-AP read/write a core register like pc or sp which have no address

Parents
  • 0

    This was the first AP type to be introduced and was first used on Cortex-M based MCUs. The AHB-AP acts like a second memory interface to the system memory and debug registers of the CPU core. In this setup, the AHB-AP and the CPU core share the same 4 GB address space. This means, the debug registers are accessible via the debug interface as well as from the CPU core itself.   official site

Reply
  • 0

    This was the first AP type to be introduced and was first used on Cortex-M based MCUs. The AHB-AP acts like a second memory interface to the system memory and debug registers of the CPU core. In this setup, the AHB-AP and the CPU core share the same 4 GB address space. This means, the debug registers are accessible via the debug interface as well as from the CPU core itself.   official site

Children
No data