This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

is there an optimization level

is there an optimization level that will do no, nada, none "code packing" and STILL overlay variables.

it sems that after some release when opt lev 2 became required for variable overlay it is impossible to debug without having to do "strange things" to breakpoint one of 2 similar routines.

Erik

Parents
  • ... waiting for small demo ...
    sorry it took so long, I decided to post when I saw it and kinds forgot

    Erik

     175   2
     176   2          case J17S_XMUW:  // E1 12 // waiting for serial interrupt
     177   2            break;         // this would be normal
     178   2
     179   2          case J17S_XMCW:  // E1 12 waiting for serial interrupt after cksm xmit
     180   2            break;         // this would be normal
     181   2
     182   2          default:
     183   2            jI1crash ();
     184   2            break;
     185   2        }
                                               ; SOURCE LINE # 176
                                               ; SOURCE LINE # 177
                                               ; SOURCE LINE # 179
                                               ; SOURCE LINE # 180
                                               ; SOURCE LINE # 182
    005C         ?C0026:
                                               ; SOURCE LINE # 183
    005C 120000      R     LCALL   jI1crash
                                               ; SOURCE LINE # 184
                                               ; SOURCE LINE # 185
                                               ; SOURCE LINE # 189
    005F         ?C0017:
    

Reply
  • ... waiting for small demo ...
    sorry it took so long, I decided to post when I saw it and kinds forgot

    Erik

     175   2
     176   2          case J17S_XMUW:  // E1 12 // waiting for serial interrupt
     177   2            break;         // this would be normal
     178   2
     179   2          case J17S_XMCW:  // E1 12 waiting for serial interrupt after cksm xmit
     180   2            break;         // this would be normal
     181   2
     182   2          default:
     183   2            jI1crash ();
     184   2            break;
     185   2        }
                                               ; SOURCE LINE # 176
                                               ; SOURCE LINE # 177
                                               ; SOURCE LINE # 179
                                               ; SOURCE LINE # 180
                                               ; SOURCE LINE # 182
    005C         ?C0026:
                                               ; SOURCE LINE # 183
    005C 120000      R     LCALL   jI1crash
                                               ; SOURCE LINE # 184
                                               ; SOURCE LINE # 185
                                               ; SOURCE LINE # 189
    005F         ?C0017:
    

Children