• State Not Answered
  • Locked Locked
  • Replies 3 replies
  • Subscribers 21 subscribers
  • Views 1006 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Interrupt ON and OFF reg

Umamahesh

Hi,
I am migrating from ARM7 TDMI to Cortex -M4. I am porting the legacy code(Client provided) of ARM7 TDMI to Cortex-M4. I saw few statements to enable and disable interrupt in GHS compiler

FIQ Interrupts been used.
INTERRUPT_OFF asm("stmdb SP!, {R0}"); \ asm("mrs r0, CPSR"); \ asm("orr r0, r0, #0x40"); \ asm("msr CPSR_c, r0"); \ asm("ldmia SP!, {R0}");

INTERRUPT_ON asm("stmdb SP!, {R0}"); \ asm("mrs r0, CPSR"); \ asm("bic r0, r0, #0x40"); \ asm("msr CPSR_c, r0"); \ asm("ldmia SP!, {R0}");

What could be the equivalent code for KEIL Cortex-M4 implemenatation( I am using STM32F427 microcontroller). Any suggestions for this.

Parents
  • 0 in reply to Sakthivel Raja

    "need code for interrupt and its explanation for ARM7 lpc2148...help me"

    So don't doubt lpc2148 in a Cortex M4 thread. Open Google and solve your doubts. Or use the search function on this site and solve your doubts. Or stay doubting. It isn't like the candidate companies have spent time intentionally hiding the information...

Reply
  • 0 in reply to Sakthivel Raja

    "need code for interrupt and its explanation for ARM7 lpc2148...help me"

    So don't doubt lpc2148 in a Cortex M4 thread. Open Google and solve your doubts. Or use the search function on this site and solve your doubts. Or stay doubting. It isn't like the candidate companies have spent time intentionally hiding the information...

Children
No data