This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Watchdog Timer of ADUC842

Dear sir,

I am using ADUC842 for my design.
I want to set watchdog timer of 2 sec for any errorneous condition.

In my main function, i have enabled all interrupts already...

I need to configure watchdog timer.

But before that i should disable all the interrupts,set the watchdog timer and again enable the interrupts.
since i have enabled all interrupts,i cant configure watchdog timer in the main function.

where should i configure the watchdog timer
? pls help.

Regards,
Mayuri G

Parents
  • Note that there is a big difference between disabling and clearing interrupts.

    Disabling interrupts means devices with interrupt support will detect events and latch the interrupt state. But the device isn't allowed to kick the processor core to switch to the ISR. When the interrupts are enabled again, any pending interrupts will be serviced.

    Clearing interrupts is telling peripherials that any pending interrupts should be permanently forgotten. A completely different thing.

    Your play with CLR EA is disabling interrupts. It is not clearing any interrupts. So any interrupts detected before or during this critical section will trig after you enable interrupts again.

Reply
  • Note that there is a big difference between disabling and clearing interrupts.

    Disabling interrupts means devices with interrupt support will detect events and latch the interrupt state. But the device isn't allowed to kick the processor core to switch to the ISR. When the interrupts are enabled again, any pending interrupts will be serviced.

    Clearing interrupts is telling peripherials that any pending interrupts should be permanently forgotten. A completely different thing.

    Your play with CLR EA is disabling interrupts. It is not clearing any interrupts. So any interrupts detected before or during this critical section will trig after you enable interrupts again.

Children