• State Not Answered
  • Locked Locked
  • Replies 16 replies
  • Subscribers 22 subscribers
  • Views 2307 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Help in selection of ARM

Shailesh Chaudhary

Hi,
Please help me in selection of ARM controller which supports the 9 bit multi processor communication in UART.
My first choice is NXP LPC series.
AT91SAM series also works.

Thanks.

Parents
  • 0 in reply to John Linq

    Description in UART receive buffer for LPC2478.
    Since PE (parity error), FE (framing error) and BI bits correspond to the byte sitting on the top of the RBR FIFO (i.e.
    the one that will be read in the next read from the RBR), the right approach for fetching the
    valid pair of received byte and its status bits is first to read the content of the U0LSR
    register, and then to read a byte from the UnRBR (receive buffer).

    I think that mean "UART receive buffer contains data even if parity error (FE or BI) occurs, but to avoid wrong data read first check the error."

Reply
  • 0 in reply to John Linq

    Description in UART receive buffer for LPC2478.
    Since PE (parity error), FE (framing error) and BI bits correspond to the byte sitting on the top of the RBR FIFO (i.e.
    the one that will be read in the next read from the RBR), the right approach for fetching the
    valid pair of received byte and its status bits is first to read the content of the U0LSR
    register, and then to read a byte from the UnRBR (receive buffer).

    I think that mean "UART receive buffer contains data even if parity error (FE or BI) occurs, but to avoid wrong data read first check the error."

Children
No data