• State Not Answered
  • Locked Locked
  • Replies 2 replies
  • Subscribers 21 subscribers
  • Views 1337 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

startup code

Embedded Device

Can anybody explain what is the meanig of the below statemnets? How to Use these handlers.

Undef_Handler   B       Undef_Handler
SWI_Handler     B       SWI_Handler
PAbt_Handler    B       PAbt_Handler
DAbt_Handler    B       DAbt_Handler
IRQ_Handler     B       IRQ_Handler
FIQ_Handler     B       FIQ_Handler

  • 0

    Looks like an interrupt vector table. According to ARM assembly language syntax, each line should mean

    label intruction_mnemonic instruction_operand


    So I assume these entries in the interrupt vector table are endless loops (branch to self).

    - mike

  • 0

    This are endless loop called for the interrupt vector address .
    This loops are called from the vector address with an instruction

    "LDR PC Undef_Addr"

    You can call your implementation by replacing the address / label in this instruction in your startup code.

    Suvidh