We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
Hello, I write code in MDR-ARM for any STM32F CPU and need send data over GPIO output on high speed and precise timing. For the sent I want to use inline asm code. For timig I use nop and /or b .+2 assembler instruction , but commplier defaut optimize and remoce seemingly useless nop or b .+2 instruction.
How disable this optimalizsation for specific asm code?
>>This have por code portability ,etc.
And in-line assembly doesn't? Tuning code for RAM based predictable timing, and disabling interrupts, seems like a lot of device/implementation specific coding.
Coding in a .s file provides for control over alignment, registers, and prologue/epilogue