This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to disable RESET HIGH out feature for AT89S52 in keil c51?

Hello

I use At89s52 and i want to disable RESET HIGH out feature by set DISRTO
bit in SFR AUXR (address 8EH) but AUXR register isn't defined in <REGX52.h> file

so how can i disable this feature in Keil c51??

Note: i use Kiel C51 uvision 4

Parents
  • The most common reason for a processor that doesn't start until you fiddle around with the reset signal is that you aren't using a proper 3-pin reset supervisor chip. A "traditional" solution with a resistor and a capacitor have big issues with rise time of power in relation to how fast the capacitor charges.

    And a RC reset also has huge problems with a supply voltage that slowly drops and then recovers. The voltage might drop just below working voltage and then rise again - but the capacitor didn't get completely discharged so it doesn't manage a long enough reset pulse.

Reply
  • The most common reason for a processor that doesn't start until you fiddle around with the reset signal is that you aren't using a proper 3-pin reset supervisor chip. A "traditional" solution with a resistor and a capacitor have big issues with rise time of power in relation to how fast the capacitor charges.

    And a RC reset also has huge problems with a supply voltage that slowly drops and then recovers. The voltage might drop just below working voltage and then rise again - but the capacitor didn't get completely discharged so it doesn't manage a long enough reset pulse.

Children
  • thank you very much

    it works correctly when add the capacitor between reset pin and vcc

    and

    thank you all for your interest and help me

  • What did you use before? No components at all on the reset pin?

    But still note that a RC reset is the worst form of reset you can try. It only works in a situation where VCC has a very distinct rise time and a very distinct fall time, and where there is a guaranteed minimum delay between power-off and next power-on. And even then, you have a solution where the processor will continue to run a number of cycles with too low supply on power-off - so writes to EEPROM could destroy the contents of the memory and there can be accidental activation of external hardware.