This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

blinky error with lm3s9b92

Hi everyone,
I am trying the firmware blinky on a lm3s9b92 inserted into directory of Keil. I have compiled without errors, but when I run the debugger in the command window exits the error 65 access violation at 0x400fe108 : no 'write' permission. On the other hand, if i compile the same code with a lm3s811 the debugger everything goes well. I have not made any change to the firmware you can give me some advice.
thanks

  • access violation at 0x400fe108 : no 'write' permission
    

    As far as I remember, lm3s811 is quite different with lm3s9b92.

    0x400fe108 supposed to be an address of Peripherals.

    It looks like that, lm3s811 has such a peripheral, lm3s9b92 doesn't.

  • Stellaris LM3S9B92 Microcontroller
    DATA SHEET
    Copyright 2007-2012
    Texas Instruments Incorporated
    DS-LM3S9B92-11425
    TEXAS INSTRUMENTS-PRODUCTION DATA

    Register 33: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108
    This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable
    for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise,
    the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes
    to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise
    noted, so that all functional modules are disabled. It is the responsibility of software to enable the
    ports necessary for the application. Note that these registers may contain more bits than there are
    interfaces, functions, or modules to control. This configuration is implemented to assure reasonable
    code compatibility with other family and future parts. RCGC2 is the clock configuration register for
    running operation, SCGC2 for Sleep operation, and DCGC2 for Deep-Sleep operation. Setting the
    ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep
    modes.