• State Not Answered
  • Locked Locked
  • Replies 3 replies
  • Subscribers 22 subscribers
  • Views 1053 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

how to satisfy watchdog when using isp commands

Pache Mees

Hello, I am making a flash programming utility for the LPC2368 using the ISP commands. (I'm aware this has been done many times before flasmagic nxp utility etc... but I have to create my own ) I'm curious how to satisfy the watchdog during usage of the isp commands.
thanks for any help
Pache

Parents
  • 0

    I think you are misunderstanding this paragraph of the user manual .

         3.2.7 Interrupts during IAP
The on-chip flash memory is not accessible during erase/write operations. When the user
application code starts executing the interrupt vectors from the user flash area are active.
The user should either disable interrupts, or ensure that user interrupt vectors are active in
RAM and that the interrupt handlers reside in RAM, before making a flash erase/write IAP
call. The IAP code does not use or disable interrupts.

    Notice it clearly says IAP and not ISP.
    There is no such problem with ISP simply because the user code isn't running, ISP is done by the on chip bootloader right ? Or did you write the whole protocol yourself ? It is of course possible but then it is IAP and not ISP.

    So user code is not running and hasn't indeed even boot, so the watchdog hasn't been configured and enabled and then what's your problem ?

Reply
  • 0

    I think you are misunderstanding this paragraph of the user manual .

         3.2.7 Interrupts during IAP
The on-chip flash memory is not accessible during erase/write operations. When the user
application code starts executing the interrupt vectors from the user flash area are active.
The user should either disable interrupts, or ensure that user interrupt vectors are active in
RAM and that the interrupt handlers reside in RAM, before making a flash erase/write IAP
call. The IAP code does not use or disable interrupts.

    Notice it clearly says IAP and not ISP.
    There is no such problem with ISP simply because the user code isn't running, ISP is done by the on chip bootloader right ? Or did you write the whole protocol yourself ? It is of course possible but then it is IAP and not ISP.

    So user code is not running and hasn't indeed even boot, so the watchdog hasn't been configured and enabled and then what's your problem ?

Children