• State Not Answered
  • Locked Locked
  • Replies 2 replies
  • Subscribers 21 subscribers
  • Views 770 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

The phy_ref_clk must be running and internally ...

R B

Hello,

I am trying to understand the following statement in the LPC23XX User Manual(UM10211 Rev.3, August 25, 2009). Any help is appreciated.

Page:226
The phy_ref_clk must be running and internally connected to the Ethernet block during this operation.

-RB

Parents
  • 0

    Does phy_ref_clk mean PHY Reference Clock?

    I am using MCB2300. Therefore, using RMII to interface MAC with PHY. RMII needs 50MHz. The X1 pin is connected to the Oscillator(OSC1). Correct?

    Do I have to enable OSC1?

    Thanks
    RB

Reply
  • 0

    Does phy_ref_clk mean PHY Reference Clock?

    I am using MCB2300. Therefore, using RMII to interface MAC with PHY. RMII needs 50MHz. The X1 pin is connected to the Oscillator(OSC1). Correct?

    Do I have to enable OSC1?

    Thanks
    RB

Children