We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.
I have a requirement to update a ARM7 processor while it is in ISP bootloader mode with/through a Cortex M3 processor. During the communications exchange between the updating devices I am seeing a periodic, random bit failure which either causes a resend to occur or causes an outright failure/termination of the sequence.
The bit failures are always an extra detected bit (ie: 0x20 is detected as 0x60, 0x2F is detected as 0x6F, etc). The Cortex UART RX buffer shows incoming data to be received reliably. The data is then sent up to the ARM7 device (in ISP mode). When the data is echoed back to the Cortex device is where the corruption occurs. As far as Ive seen, the corruption is not due to Cortex buffers wrapping around or being overwritten.
These failures seem to me to be a cause of a mismatch between the crystal frequencies of the Cortex and ARM7 devices, causing drift. The baud rates are a resonable 19200, which are supported by both devices either in ISP mode or not.
The next step is to scope the data but before I go to that length I thought I'd ask if anyone else has seen or come across this issue or one similar?
Thanks.
These failures seem to me to be a cause of a mismatch between the crystal frequencies of the Cortex and ARM7 devices, causing drift.
If you don't tell others what those crystal frequencies actually are, it's hard to help you with that.
The baud rates are a resonable 19200, which are supported by both devices either in ISP mode or not.
Are they exactly 19200, or just the closest to that you could get with the given crystals?