This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

MCB2300 pll settings?

Looking at lpc2300.s from the RTX_blinky for example, it looks like cclk would end up running at 24mhz. Am I interpreting this correctly, and if so, why is it set so slow?

Dave

Parents
  • I haven't used the chip you are looking at but I can confirm that I understand the calculation to be Fcco = (2 * M * Fin ) / N

    (page 36 of the user manual)

    Not having looked at the example you are using I am guessing the settings for M and N are 4 and 4 - this would give 24 MHz in the above equation.

    therefore I agree with you that 24 MHz is too low. According to the spec the acceptable range is 275Mhz to 550 MHz.
    According to the manual the output of the PLL is then divided down to provide the various peripheral and CPU clocks.

    May be the example was copied from an LPC21xx one where the PLL works differently. These figures would then give a clock frequency of 48Mhz

Reply
  • I haven't used the chip you are looking at but I can confirm that I understand the calculation to be Fcco = (2 * M * Fin ) / N

    (page 36 of the user manual)

    Not having looked at the example you are using I am guessing the settings for M and N are 4 and 4 - this would give 24 MHz in the above equation.

    therefore I agree with you that 24 MHz is too low. According to the spec the acceptable range is 275Mhz to 550 MHz.
    According to the manual the output of the PLL is then divided down to provide the various peripheral and CPU clocks.

    May be the example was copied from an LPC21xx one where the PLL works differently. These figures would then give a clock frequency of 48Mhz

Children