This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

TS69 Verilog Files

We downloaded ARM  TS69 Libraries ,We have below directories available. For Memories , Actually there are no views present. Ideally we should have “*.v” Verilog files  in “/data/athenadm/TS69/CA000/VRL/arm/tsmc/cln40up/sram_sp_ulpve_mvt/r3p0/views” but they are not present. Can you kindly help us on this.
Directory
Model
CD000
Memory
IG000
pad Cells
LB009
Std Cells
LB013
Std Cells
LD000
LH011
Std Cells
LP005
Std Cells
LP007
Std Cells
LS012
Std Cells
MX000
CA000
memory
CF000
memory
IG001
pad Cells
LB012
Std Cells
LB017
Std Cells
LH010
Std Cells
LH012
Std Cells
LP006
Std Cells
LS011
Std Cells
LS013
Std Cells