Configuration to generate FIQ interrupts on ARMv8

I want to know what is the GICv2 configuration to map an interrupt to FIQ and signal it to the ARM core and the configuration on the ARMv8 to raise that FIQ interrupt at EL1 exception level.