This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Using ArmTF-Test SP/SPD with Juno

Hi experts  ,

I configured my Juno board as this instruction and my workspace is initialized by the script from that page too.

Now I met some unknown issues when setting secure timer for my board. I find the ARM-TF provides a test secure payload and they utilize the secure timer so I want to try this payload to confirm my board's timer works well.

In this case, I'm wondering can I still use the workspace I got to build the TSP for Juno board?

If I can, could you please give me some hints about how to modify the build scripts? If I can't, is there any other instructions about applying the TSP on Juno?

Thank you in advance.

Simon

Parents
  • Hi Simon,

    When you say "from the secure world", do you mean from the context of Arm Trusted Firmware? Or are you running your own software, whether that be at EL3 or Secure EL1?

    Assuming you're running your own software, you will be using your own translation regime (whether that be because you've reconfigured the MMU at EL3, or you're using Secure EL1's separate MMU), and therefore ATF's translation regime won't matter. To access those regions of DRAM, you simply need to map them in your translation tables :-) If you're running from a context of Arm Trusted Firmware then you'll need to patch it to map those regions of DRAM in its translation tables.

    You might also have to reconfigure the TZC-400, as outlined in this tutorial.

    Hope that helps.

    Kind regards,

    Ash.

Reply
  • Hi Simon,

    When you say "from the secure world", do you mean from the context of Arm Trusted Firmware? Or are you running your own software, whether that be at EL3 or Secure EL1?

    Assuming you're running your own software, you will be using your own translation regime (whether that be because you've reconfigured the MMU at EL3, or you're using Secure EL1's separate MMU), and therefore ATF's translation regime won't matter. To access those regions of DRAM, you simply need to map them in your translation tables :-) If you're running from a context of Arm Trusted Firmware then you'll need to patch it to map those regions of DRAM in its translation tables.

    You might also have to reconfigure the TZC-400, as outlined in this tutorial.

    Hope that helps.

    Kind regards,

    Ash.

Children