This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

TZC-400 Memory Regions Question

Hi experts,

Based on the manual of TZC-400, we could set up at most 8 regions with different security settings.

However, I'm wondering, when a normal world(non-secure) application read or write a specific address, how does the TZC-400 decide whether the address is secure or not?

I think region 1-8 could overlap addresses with each other so I'm confused about how to decide the security of an address.

Any suggestion or discussion is welcomed.

Thank you.

Simon

Parents
  • In what context?

    If you mean something along the lines of "does the TZC-400 mandate that CPUs are connected to filter 0 while DMA engines are connected to filter 3", then no; the 4 filter units are identical in terms of functionality and system designers are free to wire them up however they want.

Reply
  • In what context?

    If you mean something along the lines of "does the TZC-400 mandate that CPUs are connected to filter 0 while DMA engines are connected to filter 3", then no; the 4 filter units are identical in terms of functionality and system designers are free to wire them up however they want.

Children
No data