This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

SVC exception with Cortex-A8 hardware

Vinay Kumar over 12 years ago

Vinay Kumar over 12 years ago

Note: This was originally posted on 14th December 2011 at http://forums.arm.com

Do you have semi-hosting enabled - it sounds like you have it enabled in the binary, but not in the debugger?

Hi,

Thanks for your reply,

I am new in using this lauterbach debugger environment,
as i did not found any where to control the semi hosting enable or disable in lauterbach debugger (but found in ISSM), please tell me how to control this in lauterbach debugger.

and I had a question that can we control semi-hosting enable or disable while generating binary?
if we can then please give me steps to control this.

and if you already used this lauterbach debugger for cortexa8 target, please suggest me in steps to how to use it.

Thanks,
Vinay
Cancel
Vote up 0 Vote down

Cancel
Vinay Kumar over 12 years ago

Note: This was originally posted on 19th December 2011 at http://forums.arm.com

Try ...
http://infocenter.ar...f/CJAJIEGC.html

Hi,

Thanks for the reply,

Now i can enable semi hosting in lauterbach debugger, the problem is with the semi hosting disable in the debugger.

Thanks for your help in resolving this issue.

Regards,
Vinay
Cancel
Vote up 0 Vote down

Cancel
Peter Harris over 12 years ago

Note: This was originally posted on 14th December 2011 at http://forums.arm.com

Do you have semi-hosting enabled - it sounds like you have it enabled in the binary, but not in the debugger?
Cancel
Vote up 0 Vote down

Cancel
Peter Harris over 12 years ago

Note: This was originally posted on 15th December 2011 at http://forums.arm.com

Try ...
http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0475f/CJAJIEGC.html
Cancel
Vote up 0 Vote down

Cancel