• Locked Locked
  • Replies 2 replies
  • Subscribers 119 subscribers
  • Views 2393 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ARM7TDMI - Exceptions

Junaid Kk
Note: This was originally posted on 2nd June 2011 at http://forums.arm.com

Hi All,
I have a doubt in ARM7TDMI exception,

Once exception (FIQ, IRQ, or Data Abort, Pre-fetch Abort) occured, then regardless of the previouse mode (ARM or THUMB) the lr value will be as follows
FIQ  ->   PC+4 , where PC is the next instruction to be executed after return frm exception
IRQ ->   PC+4,  where  PC is the next instruction to be executed after return frm exception
Data Abrt -> PC+8,  where  PC is the instruction which got aborted
PreFetch -> PC + 4 , where  where PC is the prefetched instruction.
Why this is same for both ARM and Thumb mode?
Can anyone explain?
Parents Reply Children
No data