Arm Community
Site
Search
User
Site
Search
User
Groups
Research Collaboration and Enablement
DesignStart
Education Hub
Innovation
Open Source Software and Platforms
Forums
AI and ML forum
Architectures and Processors forum
Arm Development Platforms forum
Arm Development Studio forum
Arm Virtual Hardware forum
Automotive forum
Compilers and Libraries forum
Graphics, Gaming, and VR forum
High Performance Computing (HPC) forum
Infrastructure Solutions forum
Internet of Things (IoT) forum
Keil forum
Morello Forum
Operating Systems forum
SoC Design and Simulation forum
中文社区论区
Blogs
AI and ML blog
Announcements
Architectures and Processors blog
Automotive blog
Graphics, Gaming, and VR blog
High Performance Computing (HPC) blog
Infrastructure Solutions blog
Innovation blog
Internet of Things (IoT) blog
Operating Systems blog
Research Articles
SoC Design and Simulation blog
Tools, Software and IDEs blog
中文社区博客
Support
Arm Support Services
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Support forums
Arm Development Studio forum
ARM7TDMI - Exceptions
Jump...
Cancel
Locked
Locked
Replies
2 replies
Subscribers
121 subscribers
Views
1983 views
Users
0 members are here
Options
Share
More actions
Cancel
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
ARM7TDMI - Exceptions
Offline
Junaid Kk
over 9 years ago
Note: This was originally posted on 2nd June 2011 at
http://forums.arm.com
Hi All,
I have a doubt in ARM7TDMI exception,
Once exception (FIQ, IRQ, or Data Abort, Pre-fetch Abort) occured, then regardless of the previouse mode (ARM or THUMB) the lr value will be as follows
FIQ -> PC+4 , where PC is the next instruction to be executed after return frm exception
IRQ -> PC+4, where PC is the next instruction to be executed after return frm exception
Data Abrt -> PC+8, where PC is the instruction which got aborted
PreFetch -> PC + 4 , where where PC is the prefetched instruction.
Why this is same for both ARM and Thumb mode?
Can anyone explain?
Parents
Offline
Peter Harris
over 9 years ago
Note: This was originally posted on 2nd June 2011 at
http://forums.arm.com
"Magic" =)
It makes writing exception handlers which don't care about the ARM/Thumb state of the interrupt code very easy.
Cancel
Up
0
Down
Cancel
Reply
Offline
Peter Harris
over 9 years ago
Note: This was originally posted on 2nd June 2011 at
http://forums.arm.com
"Magic" =)
It makes writing exception handlers which don't care about the ARM/Thumb state of the interrupt code very easy.
Cancel
Up
0
Down
Cancel
Children
No data