This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Alignment in Cortex-M3 and RVDS

Note: This was originally posted on 6th May 2011 at http://forums.arm.com

Hi all,

I am using RVDS 4.1 for debugging a Corex-M3 based target. I am facing an alignment issue. My code is making 2-byte as well as 4-byte aligned access. I want it to make only 4-byte aligned access.

1. Can anyone tell me how I can find out whether program is making or not a 4-byte aligned access(of instruction or data)?
2. Can i know whether a function (in disassembly) or a section in scatter loading file is 4-byte aligned or not??
3. Can you suggest anything i can make use of in my scatter loading file (I am using 'ALIGNALL 4' option for a few regions, but randomly)??

4. Also, which instruction set does Cortex-M3 use - ARM or THUMB or THUMB-2 or any combination of these 3?

Thanks,
Sagar.

Parents

Sagar Jadhav over 12 years ago

Note: This was originally posted on 27th May 2011 at http://forums.arm.com

Hey Joseph,

Thanks a lot for answering my queries.

Regards,
Sagar Jadhav.
Cancel
Vote up 0 Vote down

Cancel

Reply

Sagar Jadhav over 12 years ago

Note: This was originally posted on 27th May 2011 at http://forums.arm.com

Hey Joseph,

Thanks a lot for answering my queries.

Regards,
Sagar Jadhav.
Cancel
Vote up 0 Vote down

Cancel

Children

No data