Arm Community
Site
Search
User
Site
Search
User
Groups
Research Collaboration and Enablement
DesignStart
Education Hub
Innovation
Open Source Software and Platforms
Forums
AI and ML forum
Architectures and Processors forum
Arm Development Platforms forum
Arm Development Studio forum
Arm Virtual Hardware forum
Automotive forum
Compilers and Libraries forum
Graphics, Gaming, and VR forum
High Performance Computing (HPC) forum
Infrastructure Solutions forum
Internet of Things (IoT) forum
Keil forum
Morello Forum
Operating Systems forum
SoC Design and Simulation forum
中文社区论区
Blogs
AI and ML blog
Announcements
Architectures and Processors blog
Automotive blog
Graphics, Gaming, and VR blog
High Performance Computing (HPC) blog
Infrastructure Solutions blog
Innovation blog
Internet of Things (IoT) blog
Operating Systems blog
Research Articles
SoC Design and Simulation blog
Tools, Software and IDEs blog
中文社区博客
Support
Arm Support Services
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Support forums
Arm Development Studio forum
Flags of APSR Register in Cortex M3
Jump...
Cancel
Locked
Locked
Replies
3 replies
Subscribers
121 subscribers
Views
3896 views
Users
0 members are here
Options
Share
More actions
Cancel
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
Flags of APSR Register in Cortex M3
Offline
Muhammad Ahsan
over 9 years ago
Note: This was originally posted on 19th April 2011 at
http://forums.arm.com
Hello all,
I am having probelm in writing Flags of APSR Register in Cortex M3. The result of a comparison cuases the negative flag to get set to 1. Next instruction reads the APSR using MRS instruction. Before executing this instruction I clear the negative flag to 0. If I execute the instruction of reading the APSR after clearing the negative flag, program jumps to hardfault handler. Reference manual states that these flags are writable.
We can write APSR using MSR instruction too. But is it possible to change a single bit(Flag) as I have mentioned above?
Thanks in advance
Parents
Offline
Muhammad Ahsan
over 9 years ago
Note: This was originally posted on 21st April 2011 at
http://forums.arm.com
How do you clear the APSR? By a debugger?
Yes I do so using Debugger. I am using IAR Tool chain and here I have possibility to view all registers including APSR and writable bits can be changed to 0 or 1. There is another T bit in EPSR register which defines ARM mode when written to 0 and for Thumb mode it has to be written to 1. I am not touching this bit at all. All I do it to chnage the state of flag in APSR from 1 to 0 and vice versa. the program hits hardfault exception for all flags no matter the flag is changed from 0 to 1 or 1 to 0.
Cancel
Up
0
Down
Cancel
Reply
Offline
Muhammad Ahsan
over 9 years ago
Note: This was originally posted on 21st April 2011 at
http://forums.arm.com
How do you clear the APSR? By a debugger?
Yes I do so using Debugger. I am using IAR Tool chain and here I have possibility to view all registers including APSR and writable bits can be changed to 0 or 1. There is another T bit in EPSR register which defines ARM mode when written to 0 and for Thumb mode it has to be written to 1. I am not touching this bit at all. All I do it to chnage the state of flag in APSR from 1 to 0 and vice versa. the program hits hardfault exception for all flags no matter the flag is changed from 0 to 1 or 1 to 0.
Cancel
Up
0
Down
Cancel
Children
No data