• Locked Locked
  • Replies 4 replies
  • Subscribers 119 subscribers
  • Views 5989 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Non-Temporal Writes in SIMD Instruction set

Jeff Kirkham
Note: This was originally posted on 21st March 2011 at http://forums.arm.com

X-86 platform supports what they term as non-temporal writes. This just means stores from the registers to memory that do not influence the cache. They are purported to run faster. Are there similar instructions for the NEON where we can speed up a simple memory copy by writing directly to memory and bypassing the cache?
Parents
  • Arm Employee Badge
    Note: This was originally posted on 22nd March 2011 at http://forums.arm.com

    No, ARM does not have these types of instruction. The only direct programmer control of memory cacheability is via the page tables.

    However, do you have any numbers to suggest that writing to uncached buffered memory is any faster than writing to cached memory on ARM? Most recent ARM cores optimize caches for memcpy performance, as it is a pretty common use case.

Reply
  • Arm Employee Badge
    Note: This was originally posted on 22nd March 2011 at http://forums.arm.com

    No, ARM does not have these types of instruction. The only direct programmer control of memory cacheability is via the page tables.

    However, do you have any numbers to suggest that writing to uncached buffered memory is any faster than writing to cached memory on ARM? Most recent ARM cores optimize caches for memcpy performance, as it is a pretty common use case.

Children
No data