• Locked Locked
  • Replies 5 replies
  • Subscribers 119 subscribers
  • Views 4105 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Problem disabling cache on ARM926ej-s

aleksa
Parents
  • Note: This was originally posted on 17th March 2011 at http://forums.arm.com

    I've copied (almost) this from linux, and it still doesn't work.



    disablecache:   mrc p15, 0, r15, c7, c14, 3  @ test, clean and invalidate
                    bne DisableCache

                    mov r0,#0
                    mcr p15, 0, r0, c7, c5, 0    @ invalidate I cache
                    mcr p15, 0, r0, c7, c10, 4      @ drain write buffer

                    mrc p15, 0, r0, c1, c0, 0    @ Disable Icache(12), Dcache(2) and MMU(0)
                    bic r0, r0, #4096
                    bic r0, r0, #5
                    mcr p15, 0, r0, c1, c0, 0

                    mov pc,lr
Reply
  • Note: This was originally posted on 17th March 2011 at http://forums.arm.com

    I've copied (almost) this from linux, and it still doesn't work.



    disablecache:   mrc p15, 0, r15, c7, c14, 3  @ test, clean and invalidate
                    bne DisableCache

                    mov r0,#0
                    mcr p15, 0, r0, c7, c5, 0    @ invalidate I cache
                    mcr p15, 0, r0, c7, c10, 4      @ drain write buffer

                    mrc p15, 0, r0, c1, c0, 0    @ Disable Icache(12), Dcache(2) and MMU(0)
                    bic r0, r0, #4096
                    bic r0, r0, #5
                    mcr p15, 0, r0, c1, c0, 0

                    mov pc,lr
Children
No data