• Locked Locked
  • Replies 16 replies
  • Subscribers 119 subscribers
  • Views 13763 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Is there ANY Cortex core that supports reentrant interrupts?

Konstantin Dimitrov
Note: This was originally posted on 28th February 2011 at http://forums.arm.com

For some (external to me) reason I am stuck with the Cortex but trying to find work around to my software issues with the lack of reentrant interrupts in CM3. Does CM4 support reentrancy? Or maybe CM0? Anything at all?
Please help!


Parents
  • Arm Employee Badge
    Note: This was originally posted on 16th March 2011 at http://forums.arm.com

    Hi there,

    Sorry I don't have any other example code for this, and at the moment my work load is really high so I can't spend time preparing such as example.
    From memory there has been other people trying this, and from distant memory someone did this without using non-base thread enable.
    (enter exception handler, modify stack frame and return address, exception return to thread which execute a different wrapper, execute the "real" exception handler in thread and carry out a normal function return to the interrupt program).

    I would suggest you to post on STM32 forum,
    (https://my.st.com/pu...2/AllItems.aspx)
    and TI Stellaris forum
    (http://e2e.ti.com/su...ller/f/471.aspx)
    and see if anyone happy to share their code.

    regards,
    Joseph
Reply
  • Arm Employee Badge
    Note: This was originally posted on 16th March 2011 at http://forums.arm.com

    Hi there,

    Sorry I don't have any other example code for this, and at the moment my work load is really high so I can't spend time preparing such as example.
    From memory there has been other people trying this, and from distant memory someone did this without using non-base thread enable.
    (enter exception handler, modify stack frame and return address, exception return to thread which execute a different wrapper, execute the "real" exception handler in thread and carry out a normal function return to the interrupt program).

    I would suggest you to post on STM32 forum,
    (https://my.st.com/pu...2/AllItems.aspx)
    and TI Stellaris forum
    (http://e2e.ti.com/su...ller/f/471.aspx)
    and see if anyone happy to share their code.

    regards,
    Joseph
Children
No data