• Locked Locked
  • Replies 16 replies
  • Subscribers 119 subscribers
  • Views 13914 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Is there ANY Cortex core that supports reentrant interrupts?

Konstantin Dimitrov
Note: This was originally posted on 28th February 2011 at http://forums.arm.com

For some (external to me) reason I am stuck with the Cortex but trying to find work around to my software issues with the lack of reentrant interrupts in CM3. Does CM4 support reentrancy? Or maybe CM0? Anything at all?
Please help!


Parents
  • Note: This was originally posted on 6th March 2011 at http://forums.arm.com


    It is possible to use re-entrant interrupts on Cortex-M3/4 using the non-base-thread feature. You simply need to enable NONBASETHRDENA, and have the interrupt create a stack frame to run the body of the handler and perform a return using it,  thus removing the interrupt from the active list, and therefore lowering the core's priority such that the same interrupt can be taken again.

    hth
    s.



    Thank you Sim,
    I am not very familiar with this one. Would you be able to post a short example? Please?
Reply
  • Note: This was originally posted on 6th March 2011 at http://forums.arm.com


    It is possible to use re-entrant interrupts on Cortex-M3/4 using the non-base-thread feature. You simply need to enable NONBASETHRDENA, and have the interrupt create a stack frame to run the body of the handler and perform a return using it,  thus removing the interrupt from the active list, and therefore lowering the core's priority such that the same interrupt can be taken again.

    hth
    s.



    Thank you Sim,
    I am not very familiar with this one. Would you be able to post a short example? Please?
Children
No data