Arm Community
Site
Search
User
Site
Search
User
Support forums
Arm Development Studio forum
SWI interrupt (SVC) on ARM Cortex A9
Jump...
Cancel
Locked
Locked
Replies
3 replies
Subscribers
119 subscribers
Views
6297 views
Users
0 members are here
Options
Share
More actions
Cancel
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
SWI interrupt (SVC) on ARM Cortex A9
fairuz wan ismail
over 12 years ago
Note: This was originally posted on 9th February 2011 at
http://forums.arm.com
Hi,
Right now I'm trying to access some CP15 registers (ARM Cortex A9). And these registers can be accessed only in privileged mode which is normal. Actually I dont know how to change from user mode to svc mode easily. I read that we can use SW interrupt but how can I attach my handler function to the SWI? can I just write to the address 0x08 the pointer to the handler?
Thanks for your time.
Parents
Martin Weidmann
over 12 years ago
Note: This was originally posted on 9th February 2011 at
http://forums.arm.com
Pretty much.
When execute an SVC instruction (SWI is the old name) the processor will switch to Supervisor mode, and branch to address 0x8*. So at address 0x8 you need a branch to your handler code.
* Technically it will be vector base address +0x8. The default location is 0x0.
Cancel
Vote up
0
Vote down
Cancel
Reply
Martin Weidmann
over 12 years ago
Note: This was originally posted on 9th February 2011 at
http://forums.arm.com
Pretty much.
When execute an SVC instruction (SWI is the old name) the processor will switch to Supervisor mode, and branch to address 0x8*. So at address 0x8 you need a branch to your handler code.
* Technically it will be vector base address +0x8. The default location is 0x0.
Cancel
Vote up
0
Vote down
Cancel
Children
No data