• Locked Locked
  • Replies 2 replies
  • Subscribers 119 subscribers
  • Views 2396 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Code optimization using ARM instruction

promod sinha
Note: This was originally posted on 11th August 2010 at http://forums.arm.com

Hi Friends,

I am currently working on a project to develop an emergency call application using 3gpp specification 26.267 (eCall standard).

For the same  using the Qualcom reference stack for eCall (3gpp 26.268). I am using micro controller having ARM9 processor with maximum processing power 104 MHz.

I am facing problem to optimize the Qualcom reference eCall stack code. I receive 320 bytes of PCM frame in every 20 ms. Ideally, I need to process that 320 bytes of data and reply back withing 20 ms to avoid data loss.
But in case distorted/corrupted data is received, 3gpp code goes for CRC check and retransmission. But because of my processor's limited capability, my application is not able to process the incoming PCM frames and reply back within 20 ms; requires 1 second to process the data and reply. Hence, I start loosing data.

I have tried to use ARM/THUMB instruction set and -O2 optimization level for the entire project. But didn't help much in case of CRC check.

Could anyone help me to solve this critical problem ?
Parents
  • Arm Employee Badge
    Note: This was originally posted on 16th August 2010 at http://forums.arm.com

    Unless you find a big mistake it will probably be hard to get a 50:1 reduction.


    1 second is 104 million instructions - seems like a lot needed to process a 320-byte packet! Assuming you have a cached processor, have you enabled the instruction and data caches? That would give a large performance boost.
Reply
  • Arm Employee Badge
    Note: This was originally posted on 16th August 2010 at http://forums.arm.com

    Unless you find a big mistake it will probably be hard to get a 50:1 reduction.


    1 second is 104 million instructions - seems like a lot needed to process a 320-byte packet! Assuming you have a cached processor, have you enabled the instruction and data caches? That would give a large performance boost.
Children
No data