This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

NVIC first cycle operation

Note: This was originally posted on 10th May 2010 at http://forums.arm.com

Hi,
I have read the Arm_cortexm3_r1p1_trm.pdf for NVIC understanding. In that one sentence is given on page 5-13 "The NVIC indicates to the processor core, in the cycle after INTISR[2] was received,that an interrupt has been received, and the processor initiates the stack push and vector fetch in the following cycle." What is the reason to start the operation in the next cycle, not in the same cycle?

Parents

Peter Harris over 12 years ago

Note: This was originally posted on 10th May 2010 at http://forums.arm.com

What is the reason to start the operation in the next cycle, not in the same cycle?

Because that's how the logic works ... =)

Because logic works on register slices which are latched on clock edges ... the CPU cannot start working on calculating an NVI address until it has been told that an NVI has been received by the NVIC, which is in the previous logic slice, so there is one cycle delay ...
Cancel
Vote up 0 Vote down

Cancel

Reply

Peter Harris over 12 years ago

Note: This was originally posted on 10th May 2010 at http://forums.arm.com

What is the reason to start the operation in the next cycle, not in the same cycle?

Because that's how the logic works ... =)

Because logic works on register slices which are latched on clock edges ... the CPU cannot start working on calculating an NVI address until it has been told that an NVI has been received by the NVIC, which is in the previous logic slice, so there is one cycle delay ...
Cancel
Vote up 0 Vote down

Cancel

Children

No data