Arm Community
Site
Search
User
Site
Search
User
Support forums
Arm Development Studio forum
Which unit gives destination register number which is updating by execution unit
Jump...
Cancel
Locked
Locked
Replies
4 replies
Subscribers
119 subscribers
Views
3254 views
Users
0 members are here
Options
Share
More actions
Cancel
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
Which unit gives destination register number which is updating by execution unit
Chintan dave
over 12 years ago
Note: This was originally posted on 4th January 2010 at
http://forums.arm.com
Hi,
If i want to update my destination register,i have to pass register number and data value which is updating that register.which unit will give the register number to register bank unit? Is it execution unit or decoder unit? If answer is execution unit then why?
Parents
Peter Harris
over 12 years ago
Note: This was originally posted on 5th January 2010 at
http://forums.arm.com
The destination register is in the instruction encoding, and order constraints of a sequence of instructions will be enforced at the logical issue stage (although what this means in terms of when a register file is actually updated in a real implementation varies).
This is really "micro architecture" - i.e. something which is decided by a specific implementation., and which is purposefully hidden from the programmer because it changes for different power or performance targets needed for a particular processor design. Even actually defining what a register file is an interesting problem ... there are likely to be multiple versions of the same register in existence at the same time, representing different temporal states - either in a physical register file or in different stages in the execution pipeline or forwarding paths. There may be the logical concept of a "register bank unit", but in high performance implementations reality is rarely that simple.
Why do you need to know?
Iso
Cancel
Vote up
0
Vote down
Cancel
Reply
Peter Harris
over 12 years ago
Note: This was originally posted on 5th January 2010 at
http://forums.arm.com
The destination register is in the instruction encoding, and order constraints of a sequence of instructions will be enforced at the logical issue stage (although what this means in terms of when a register file is actually updated in a real implementation varies).
This is really "micro architecture" - i.e. something which is decided by a specific implementation., and which is purposefully hidden from the programmer because it changes for different power or performance targets needed for a particular processor design. Even actually defining what a register file is an interesting problem ... there are likely to be multiple versions of the same register in existence at the same time, representing different temporal states - either in a physical register file or in different stages in the execution pipeline or forwarding paths. There may be the logical concept of a "register bank unit", but in high performance implementations reality is rarely that simple.
Why do you need to know?
Iso
Cancel
Vote up
0
Vote down
Cancel
Children
No data