• Locked Locked
  • Replies 3 replies
  • Subscribers 119 subscribers
  • Views 2937 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Profiling on Cortex A9 RTSM with cache enabled

Naveen G
Note: This was originally posted on 19th November 2009 at http://forums.arm.com

I am new to RVDS tools. I profiled my code on realview profiler. How reliable are these figures. Does these figures consider I-Cache and D-Cache effects. Is the cache enabled by default in RTSM or do I need to enable.
Parents
  • Arm Employee Badge
    Note: This was originally posted on 20th November 2009 at http://forums.arm.com

    I'm not aware of any cycle-accurate or even cycle-approximate system models for a Cortex-A9 (could be wrong).

    Real hardware really is the best option if you want accuracy for high speed application cores - system behaviors such as L1 cache sizes, L2 size and latency, and L3 bus bandwidth / latency are really all critical to the performance of software running on a modern processor, and are all things which models tend to ignore.
Reply
  • Arm Employee Badge
    Note: This was originally posted on 20th November 2009 at http://forums.arm.com

    I'm not aware of any cycle-accurate or even cycle-approximate system models for a Cortex-A9 (could be wrong).

    Real hardware really is the best option if you want accuracy for high speed application cores - system behaviors such as L1 cache sizes, L2 size and latency, and L3 bus bandwidth / latency are really all critical to the performance of software running on a modern processor, and are all things which models tend to ignore.
Children
No data