Arm Community
Site
Search
User
Site
Search
User
Support forums
Arm Development Studio forum
Cortex A9 FIQ and IRQ interrupts
Jump...
Cancel
Locked
Locked
Replies
4 replies
Subscribers
119 subscribers
Views
8305 views
Users
0 members are here
Options
Share
More actions
Cancel
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
Cortex A9 FIQ and IRQ interrupts
Eugen Mandrenko
over 12 years ago
Parents
Peter Harris
over 12 years ago
Note: This was originally posted on 13th November 2009 at
http://forums.arm.com
By non-secure interrupts I assume you mean configured as non-secure in the GIC configuration.
How is the CP15 Secure Configuration Register configured to route interrupts - if CP15 is configured to route interrupts to the "Non-secure" world, then you will have to have set up an appropriate piece of monitor mode code to perform the world switch (so control can be passed to the non-secure interrupt handler). That said - a non-secure GIC interrupt can still be routed to the secure world in the CPU - the CPU and the GIC are programmed separately.
There is a good guide to TrustZone interrupt handling in the ARM document library:
[url="
http://infocenter.arm.com/help/topic/com.arm.doc.prd29-genc-009492c/index.html
"]
http://infocenter.arm.com/help/topic/com.a...492c/index.html[/url]
Cancel
Vote up
0
Vote down
Cancel
Reply
Peter Harris
over 12 years ago
Note: This was originally posted on 13th November 2009 at
http://forums.arm.com
By non-secure interrupts I assume you mean configured as non-secure in the GIC configuration.
How is the CP15 Secure Configuration Register configured to route interrupts - if CP15 is configured to route interrupts to the "Non-secure" world, then you will have to have set up an appropriate piece of monitor mode code to perform the world switch (so control can be passed to the non-secure interrupt handler). That said - a non-secure GIC interrupt can still be routed to the secure world in the CPU - the CPU and the GIC are programmed separately.
There is a good guide to TrustZone interrupt handling in the ARM document library:
[url="
http://infocenter.arm.com/help/topic/com.arm.doc.prd29-genc-009492c/index.html
"]
http://infocenter.arm.com/help/topic/com.a...492c/index.html[/url]
Cancel
Vote up
0
Vote down
Cancel
Children
No data