• Locked Locked
  • Replies 4 replies
  • Subscribers 120 subscribers
  • Views 8072 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cortex A9 FIQ and IRQ interrupts

Eugen Mandrenko
Parents
  • Note: This was originally posted on 18th November 2009 at http://forums.arm.com

    I am using GIC in Cortex A9MP and want to use both IRQ and FIQ handler for diferent interrupts. To select the handler I am going to set corresponding bits in Interrupt Security Registers (ICDISR), but I am going to use only secure world. Will it work?
    I expect to catch non-secure interrupt by interrupt handler in secure world, but I can't do it. I see that Highest Pending Interrupt Register (ICCHPIR) doesn't get ID of non-secure interrupt, despite non-secure interrupts are enabled in CPU Interface Control Register (ICCICR) and interrupt has pending status in the distributor.  Has anybody done something similar?
Reply
  • Note: This was originally posted on 18th November 2009 at http://forums.arm.com

    I am using GIC in Cortex A9MP and want to use both IRQ and FIQ handler for diferent interrupts. To select the handler I am going to set corresponding bits in Interrupt Security Registers (ICDISR), but I am going to use only secure world. Will it work?
    I expect to catch non-secure interrupt by interrupt handler in secure world, but I can't do it. I see that Highest Pending Interrupt Register (ICCHPIR) doesn't get ID of non-secure interrupt, despite non-secure interrupts are enabled in CPU Interface Control Register (ICCICR) and interrupt has pending status in the distributor.  Has anybody done something similar?
Children
No data