• Locked Locked
  • Replies 5 replies
  • Subscribers 119 subscribers
  • Views 4365 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

"Instruction Not Supported" error for SMLSD on ARM968E-S?

AlexRast
Note: This was originally posted on 19th October 2009 at http://forums.arm.com

Hi, I'm running into a problem (or to be exact, a collaborator of mine is seeing this problem)
with ARM assembler. It reports SMLSD instruction as not supported on the ARM968E-S
(a processor that according to the documentation *does* support this instruction. The
exact error message is:

../lib/neurofunc/subTimerInt.s(138) : error A1356:  Instruction not supported on targeted CPU

and the critical lines  are:

          SMULBT  r6, r6, r6                                ;r6 = Rmem/t
          SMULWB  r6, r6, r1                                ;Rmem/t*I
          SMLSD   r4, r5, r4, r6                            ;r4 = 1/t*(Vrest-v+IRmem)
         
          ;;if (v > THRESHOLD)?
          CMP      r4, r7, LSR #FixedP2           
          BGE      fired

for which the offending line is (obviously) the one containing the SMLSD.

The assembler invocation looks like:

armasm --diag_style=ide --depend="lib/neurofunc/subTimerInt.d" -g --keep --cpu=ARM968E-S -o"lib/neurofunc/subTimerInt.o" "../lib/neurofunc/subTimerInt.s" && \

and it's worth noting that the assembler is also reporting instruction not supported for the
ARM1136JF-S and  ARM1176JZF-S.

Any ideas why this is failing?

Thanks for any help.
Parents
  • Note: This was originally posted on 20th October 2009 at http://forums.arm.com

    Which docs are you looking at?  Looking at my copy of the v7-A/R ARM ARM (DDI 0406B) it only lists a v6 (v6 for ARM, v6T2 for Thumb) and v7 encoding for the SMLSD (section A8.6.172).  The instruction doesn't appear in my old printed copy of the v5TE ARM ARM.


    ARM RealView Compilation Tools, Version 3.1 Assembler Guide (DUI 0204H)

    Page 4-86:

    "These ARM instructions are available in ARMv6 and above, and E variants of ARMv5.
    These 32-bit Thumb instructions are available in ARMv6T2 and ARMv7, except the
    ARMv7-M profile.
    There are no 16-bit Thumb versions of these instructions."

    isogen wrote:
    What version of the tools are you using?


    3.1.
Reply
  • Note: This was originally posted on 20th October 2009 at http://forums.arm.com

    Which docs are you looking at?  Looking at my copy of the v7-A/R ARM ARM (DDI 0406B) it only lists a v6 (v6 for ARM, v6T2 for Thumb) and v7 encoding for the SMLSD (section A8.6.172).  The instruction doesn't appear in my old printed copy of the v5TE ARM ARM.


    ARM RealView Compilation Tools, Version 3.1 Assembler Guide (DUI 0204H)

    Page 4-86:

    "These ARM instructions are available in ARMv6 and above, and E variants of ARMv5.
    These 32-bit Thumb instructions are available in ARMv6T2 and ARMv7, except the
    ARMv7-M profile.
    There are no 16-bit Thumb versions of these instructions."

    isogen wrote:
    What version of the tools are you using?


    3.1.
Children
No data