• Locked Locked
  • Replies 7 replies
  • Subscribers 118 subscribers
  • Views 5172 views
  • Users 0 members are here
Options
Related
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cortexa8/9 FPU Data alignment

JOG JOG
Parents
  • Arm Employee Badge
    Note: This was originally posted on 5th June 2009 at http://forums.arm.com

    JOG,

    Your fromelf doesn't match the code shown in your screenshot.
    I believe the instruction highlighted in your screenshot should appear as:

    [font="Courier New"]        0x8001047e:    ed9f0a31    ..1.    VLDR     s0,[pc,#196] ; [0x80010544][/font]

    with fromelf, i.e. the address is actually aligned;
    thus I would suspect this is potentially a bug in the simulator you are using.

    hth
    s.
Reply
  • Arm Employee Badge
    Note: This was originally posted on 5th June 2009 at http://forums.arm.com

    JOG,

    Your fromelf doesn't match the code shown in your screenshot.
    I believe the instruction highlighted in your screenshot should appear as:

    [font="Courier New"]        0x8001047e:    ed9f0a31    ..1.    VLDR     s0,[pc,#196] ; [0x80010544][/font]

    with fromelf, i.e. the address is actually aligned;
    thus I would suspect this is potentially a bug in the simulator you are using.

    hth
    s.
Children
No data