• Locked Locked
  • Replies 4 replies
  • Subscribers 119 subscribers
  • Views 4400 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Setting up uvision4 debugger with Cortex-M1 on Altera Cyclone III

Siew Kei Lam
Note: This was originally posted on 21st June 2011 at http://forums.arm.com

I am trying to setup the uvision4 debugger to communicate with Cortex M1 on Altera Cyclone III through the USB JTAG interface. I have observed from the Cortex-M1 development kit that this can be done by instantiating the Virtual JTAG megafunction and implementing a glue logic to interface the Virtual JTAG with the Cortex-M1 RTL. Unfortunately, the Verilog description of the glue logic is not visible.

Can anyone give me some pointers on how to go about designing the glue logic between Virtual JTAG and Cortex-M1? Or is there another alternative to this? Thanks.
Parents
  • Note: This was originally posted on 23rd June 2011 at http://forums.arm.com

    Hi Joseph,

    I am using Cortex-M1 Verilog RTL source code. I have generated the bitstream using Altera tools and downloaded it onto the Altera FPGA. However, uvision4 is unable to detect the core on the FPGA. I am pretty sure that I have generated the bitstream correctly.

    When I analyzed the files provided  by Cortex-M1 Altera development kit, I realized that they have instantiated the Virtual JTAG megafunction and implemented a glue logic to interface the Virtual JTAG with the Cortex-M1. This glue logic is encrypted so I have no idea how it works.

    Thanks and regards,
    Siew Kei
Reply
  • Note: This was originally posted on 23rd June 2011 at http://forums.arm.com

    Hi Joseph,

    I am using Cortex-M1 Verilog RTL source code. I have generated the bitstream using Altera tools and downloaded it onto the Altera FPGA. However, uvision4 is unable to detect the core on the FPGA. I am pretty sure that I have generated the bitstream correctly.

    When I analyzed the files provided  by Cortex-M1 Altera development kit, I realized that they have instantiated the Virtual JTAG megafunction and implemented a glue logic to interface the Virtual JTAG with the Cortex-M1. This glue logic is encrypted so I have no idea how it works.

    Thanks and regards,
    Siew Kei
Children
No data