• State Suggested Answer
  • Locked Locked
  • Replies 5 replies
  • Answers 1 answer
  • Subscribers 120 subscribers
  • Views 15136 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

startup_Cortex_A9_AC5

new2day

I got a couple of very basic questions about the example library came with DS-5:

Background - Arria 10 SoC FPGA is used on my board.

1. Does the example project "startup_Cortex_A9_AC5-FVP" run from Arria 10 SoC FPGA intel RAM or from external RAM? For example, DDR4 DRAM. 

2. I think the "Examples & Programming Libraries -> Examples -> Bare-Metal Boards- > Altera-Arria-10_RAM" run from external memory, e.g. DDR4, right?  

3. If it's assuming UDIMM, do I need changing anything in the code as there is DDR4 components on my board?

Thanks!

  • 0 Arm Employee Badge
    • For #1, the startup_Cortex_A9_AC5-FVP is configured to run from memory at 0x8000_0000.  However, this is built to work with the fixed virtual platfrom model of the A9 and not the Arria 10 SoC FPGA.  The scatter.scat file would need to change to match the memory layout of the Arria 10 SoC FPGA. 

    • For #2, the Altera-Arria-10_RAM example is configured to run from the Arria 10 SoC internal 256KB SRAM at 0xFFFE_0000 and not from external DDR4.  This can also be seen in the scatter.scat file in the example directory. 

    • For #3, these examples do not setup the DDR4 controller. 

    Also, more Intel SoC FPGA examples and DS scripts can be found here: https://rocketboards.org/ 

  • 0 in reply to Chris Martin

    Really appreciate the help as first time user. 

    I do see the code at 0x80000000 ~ 0x80002054 by default and the code was relocated accordingly after build with changing the scatter file to start from 0x00000000.

    I seems able to modify the contents from Memory View from 0x80000000 and above.

    I like to confirm was the actual external memory got modified or not. Thank you.

  • 0 Arm Employee Badge in reply to new2day

    No problem. 

    If you modify the scatter file, then the code will have to be recompiled and re-linked before the axf/elf file will be modified to reflect the change in the memory map. Changing the scatter file alone will not change the compiled code. 

    If you double-click on the .axf/.elf file in the project window, this will open an elf viewer and you can see the layout of the resultant output of the linker. 

  • 0 in reply to Chris Martin

    Let try again. 

    It seems not connecting to the real hardware by running this example. 

    Could this example project runs on the real hardware?

    For now, I like to test and verify the DDR4 memory on the board hopefully with Memory Viewer. Thank you.

  • 0 Arm Employee Badge in reply to new2day

    That is correct the "startup_Cortex_A9_AC5-FVP" example is configured to run in the Fixed Virtual Platform and not on the Arria 10 SoC.  The "Altera-Arria-10_RAM" example is configured to run on the real hardware. 

    You can create a new debug configuration for the startup_Cortex_A9_AC5-FVP example and make it run on the Arria 10 SoC, but the other example is already setup to do this. 

    Also, please note that neither of these examples sets up the DDR4 - the DDR controller is NOT configured by these examples.  The DDR4 will have to be configured separately by the FPGA bitstream or you will have to modify the examples with code to setup the DDR controller.