Arm Community
Site
Search
User
Site
Search
User
Groups
Education Hub
Distinguished Ambassadors
Open Source Software and Platforms
Research Collaboration and Enablement
Forums
AI and ML forum
Architectures and Processors forum
Arm Development Platforms forum
Arm Development Studio forum
Arm Virtual Hardware forum
Automotive forum
Compilers and Libraries forum
Graphics, Gaming, and VR forum
High Performance Computing (HPC) forum
Infrastructure Solutions forum
Internet of Things (IoT) forum
Keil forum
Morello forum
Operating Systems forum
SoC Design and Simulation forum
SystemReady Forum
Blogs
AI and ML blog
Announcements
Architectures and Processors blog
Automotive blog
Graphics, Gaming, and VR blog
High Performance Computing (HPC) blog
Infrastructure Solutions blog
Internet of Things (IoT) blog
Operating Systems blog
SoC Design and Simulation blog
Tools, Software and IDEs blog
Support
Arm Support Services
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Support forums
Arm Development Studio forum
TrustZone with PL310
Jump...
Cancel
Locked
Locked
Replies
10 replies
Subscribers
120 subscribers
Views
6682 views
Users
0 members are here
Options
Share
More actions
Cancel
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
TrustZone with PL310
syuji biwa
over 10 years ago
Note: This was originally posted on 17th August 2013 at
http://forums.arm.com
I plan to use a simple 'TrustZone Monitor' with PL310(L2CC).
In non-secure, I will play a Linux-Kernel.
One problem.
1. PL310's background-operation(inv.way etc..) is executing in non-secure.
2. By secure-interrupt, dispatch to secure.
3. In secure, try to execute a write-operation to PL310' register.
May be happen 'DATA-ABORT'.
Do I must control exclusive PL310 secure and non-secure ?
Please help me.
Parents
Peter Harris
over 10 years ago
Note: This was originally posted on 19th August 2013 at
http://forums.arm.com
> Do I must control exclusive PL310 secure and non-secure?
You must ensure any background operation has completed before starting another one; it doesn't matter if that is secure or non-secure. It is relatively unusual to want to nuke the whole cache though, and if you iterate set-way you can avoid this need for exclusivity (each individual operation is atomic in that case).
I'm not sure why you are seeing data aborts though - the execution of background operations should be transparent to the CPU provided you honour the requirements of the flush (don't access ranged while they are being cleaned, which may need you to disable interrupts, etc). [See section "Register 7, Cache Maintenance Operations" in the manual on infocenter.arm.com].
[color=#222222][font=Arial, Helvetica, sans-serif] [/font][/color]
[color=#222222][font=Arial, Helvetica, sans-serif]Side note: are you sure all of the data in the cache is valid? It is possible to write allocate in the L2 cache to an address which doesn't exist - the aborts are only visible when the cache is flushed (as imprecise aborts).[/font][/color]
HTH,
Iso
Cancel
Up
0
Down
Cancel
Reply
Peter Harris
over 10 years ago
Note: This was originally posted on 19th August 2013 at
http://forums.arm.com
> Do I must control exclusive PL310 secure and non-secure?
You must ensure any background operation has completed before starting another one; it doesn't matter if that is secure or non-secure. It is relatively unusual to want to nuke the whole cache though, and if you iterate set-way you can avoid this need for exclusivity (each individual operation is atomic in that case).
I'm not sure why you are seeing data aborts though - the execution of background operations should be transparent to the CPU provided you honour the requirements of the flush (don't access ranged while they are being cleaned, which may need you to disable interrupts, etc). [See section "Register 7, Cache Maintenance Operations" in the manual on infocenter.arm.com].
[color=#222222][font=Arial, Helvetica, sans-serif] [/font][/color]
[color=#222222][font=Arial, Helvetica, sans-serif]Side note: are you sure all of the data in the cache is valid? It is possible to write allocate in the L2 cache to an address which doesn't exist - the aborts are only visible when the cache is flushed (as imprecise aborts).[/font][/color]
HTH,
Iso
Cancel
Up
0
Down
Cancel
Children
No data