• Locked Locked
  • Replies 6 replies
  • Subscribers 119 subscribers
  • Views 3812 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Performance Counters on ARM1176JZF-S

Andreas Abel
Note: This was originally posted on 14th August 2013 at http://forums.arm.com

Hi,

I have a question about the performance counters on an ARM1176JZF-S. Does the event 0xB count L1 or L2 data cache misses?
Parents
  • Arm Employee Badge
    Note: This was originally posted on 19th August 2013 at http://forums.arm.com

    Couple of thoughts...

    You running bare-metal?  As you can't typically access the PMU directly from user space under Linux.

    You should probably make "c" and/or a volatile, even at a low optimization level the compiler might eliminate your code otherwise.

    I'd suggest taking a look at the assembler code the compiler has generated, to make sure it's what you expected.
Reply
  • Arm Employee Badge
    Note: This was originally posted on 19th August 2013 at http://forums.arm.com

    Couple of thoughts...

    You running bare-metal?  As you can't typically access the PMU directly from user space under Linux.

    You should probably make "c" and/or a volatile, even at a low optimization level the compiler might eliminate your code otherwise.

    I'd suggest taking a look at the assembler code the compiler has generated, to make sure it's what you expected.
Children
No data