• Locked Locked
  • Replies 6 replies
  • Subscribers 118 subscribers
  • Views 5213 views
  • Users 0 members are here
Options
Related
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Semihosting with Cortex-A5 and T32

Paras (O) Agarwal
Note: This was originally posted on 9th August 2013 at http://forums.arm.com

With Semihosting enabled, after seeing SVC 0xAB (for SYS_WRITE; R0=5) by Cortex-A5, how the message is passed to the DAP/debugger? In the code, I'm not handling SVC exception. Even I'm not able to do a 'vector catch' here.

Prints are coming on T32.
Parents
  • Arm Employee Badge
    Note: This was originally posted on 13th August 2013 at http://forums.arm.com

    I don't know the details, but there's no need for library code to write DBGDTRTX.  When the target stops on the vector catch/breakpoint the debugger can determine that it has stopped because of a semihosting SVC and then read/write the registers and memory in the usual debugger way.  Then the debugger can simulate returning from the SVC and resume the target.
Reply
  • Arm Employee Badge
    Note: This was originally posted on 13th August 2013 at http://forums.arm.com

    I don't know the details, but there's no need for library code to write DBGDTRTX.  When the target stops on the vector catch/breakpoint the debugger can determine that it has stopped because of a semihosting SVC and then read/write the registers and memory in the usual debugger way.  Then the debugger can simulate returning from the SVC and resume the target.
Children
No data